


General Description

F501D the silicon N-channel Depletion mode MOSFETS, is obtained by the self-aligned planar Technology which


V_{DSX}	600	V
$I_{DSS\ MIN}$	12	mA
$R_{DS(ON)max}$	700	Ω

reduce the conduction loss, improve switching performance and enhance the avalanche energy. The package form is SOT-23, which accords with the RoHS and Halogen Free standard.



Features

- N-Channel
- ESD improved Capability
- Depletion Mode
- dv/dt rated
- Pb-free lead plating; ROHS compliant
- Halogen Free



Absolute ($T_c = 25^\circ C$ unless otherwise specified)

Symbol	Parameter	Rating	Units
V_{DSX}	Drain-to-Source Voltage	600	V
I_D	Continuous Drain Current	0.030	A
	Continuous Drain Current $T_c = 70^\circ C$	0.024	A
I_{DM}^{a1}	Pulsed Drain Current	0.120	A
V_{GS}	Gate-to-Source Voltage	± 20	V
dv/dt^{a2}	Peak Diode Recovery dv/dt	5.0	V/ns
P_D	Power Dissipation	0.5	W
$V_{ESD(G-S)}$	Gate source ESD (HBM-C= 100pF, R=1.5k Ω)	300	V
T_J, T_{stg}	Operating Junction and Storage Temperature Range	150, -55 to 150	$^\circ C$
T_L	Maximum Temperature for Soldering	300	$^\circ C$

Thermal Characteristics

Symbol	Parameter	Typ.	Units
$R_{\theta JA}$	Junction-to-Ambient	250	$^\circ C/W$



F501D

GL Silicon N-Channel Power MOSFET

Electrical Characteristics ($T_c=25^\circ\text{C}$ unless otherwise specified)

OFF Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
V_{DSX}	Drain to Source Breakdown Voltage	$V_{GS}=-5\text{V}, I_D=250\mu\text{A}$	600	--	--	V
$I_{D(\text{off})}$	Off-state Drain to Source Current	$V_{DS}=600\text{V}, V_{GS}=-5\text{V}$	--	--	0.1	μA
		$V_{DS}=480\text{V}, V_{GS}=-5\text{V}, T_a=125^\circ\text{C}$	--	--	10	μA
$I_{GSS(F)}$	Gate to Source Forward Leakage	$V_{GS}=+10\text{V}$	--	--	100	nA
$I_{GSS(R)}$	Gate to Source Reverse Leakage	$V_{GS}=-10\text{V}$	--	--	-100	nA

ON Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
I_{DSS}	On-state drain current	$V_{GS}=0\text{V}, V_{DS}=25\text{V}$	12	--	--	mA
$R_{DS(\text{ON})}$	Drain-to-Source On-Resistance	$V_{GS}=0\text{V}, I_D=3\text{mA}$	--	350	700	Ω
		$V_{GS}=10\text{V}, I_D=16\text{mA}$	--	400	800	
$V_{GS(\text{TH})}$	Gate Threshold Voltage	$V_{DS}=3\text{V}, I_D=8.0\mu\text{A}$	-2.7	-1.8	-1.0	V

Dynamic Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
g_{fs}	Forward Transconductance	$V_{DS}=50\text{V}, I_D=0.01\text{A}$	0.008	0.017	--	S
C_{iss}	Input Capacitance	$V_{GS}=-5\text{V}, V_{DS}=25\text{V}, f=1.0\text{MHz}$	--	50	--	pF
C_{oss}	Output Capacitance		--	4.53	--	
C_{rss}	Reverse Transfer Capacitance		--	1.08	--	

Resistive Switching Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$t_{d(\text{ON})}$	Turn-on Delay Time	$I_D=0.01\text{A}, V_{DD}=300\text{V}$	--	9.9	--	ns
t_r	Rise Time		--	55.8	--	
$t_{d(\text{OFF})}$	Turn-Off Delay Time		--	56.4	--	
t_f	Fall Time		--	136	--	
Q_g	Total Gate Charge	$I_D=0.01\text{A}, V_{DD}=400\text{V}$	--	1.14	--	nC
Q_{gs}	Gate to Source Charge		--	0.5	--	
Q_{gd}	Gate to Drain ("Miller")Charge		--	0.37	--	



F501D

GL Silicon N-Channel Power MOSFET

Source-Drain Diode Characteristics

Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
I _S	Continuous Source Current (Body Diode)	Ta=25°C	--	--	0.025	A
I _{SM}	Maximum Pulsed Current (Body Diode)		--	--	0.100	A
V _{SD}	Diode Forward Voltage	I _F =16mA, V _{GS} =-5V	--	--	1.2	V
t _{rr}	Reverse Recovery Time	I _F =0.01A, T _j =25°C	--	243	--	ns
Q _{rr}	Reverse Recovery Charge	dI _F /dt=100A/us, V _R =300V	--	636	--	nC

Gate-source Zener diode

Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
V _{GSO}	Gate-source breakdown voltage	I _{GS} = ±1mA(Open Drain)	20			V

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

Characteristics Curve




Figure 1 Maximum Forward Bias Safe Operating Area




Figure 3 Maximum Continuous Drain Current vs Case Temperature




Figure 2 Maximum Power Dissipation vs Case Temperature




Figure 4 Typical Output Characteristics




Figure 5 Maximum Peak Current Capability




Figure 6 Typical Transfer Characteristics




Figure 7 Typical Drain to Source ON Resistance vs Junction Temperature




Figure 8 Typical Threshold Voltage vs Junction Temperature




Figure 9 Typical Breakdown Voltage vs Junction Temperature




Figure 10 Typical Capacitance vs Drain to Source Voltage




Figure 11 Typical Gate Charge vs Gate to Source Voltage




Figure 12 Typical Body Diode Transfer Characteristics