


General Description:

GL9N40A3L the silicon N-channel Enhanced VDMOSFETS, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency. The package form is TO-251, which accords with the RoHS standard.

V_{DSS}	400	V
I_D	9	A
$P_D (T_C=25^{\circ}C)$	75	W
$R_{DS(ON)type}$	0.75	Ω



Features:


- Fast Switching
- Low Gate Charge and Rdson
- Low Reverse transfer capacitances
- 100% Single Pulse avalanche energy Test

Applications:

- Power switch circuit of adaptor and charger.

Absolute ($T_C = 25^{\circ}C$ unless otherwise specified):

Symbol	Parameter	Rating	Units
V_{DSS}	Drain-to-Source Voltage	400	V
I_D	Continuous Drain Current	9.0	A
	Continuous Drain Current $T_C = 100^{\circ}C$	6.3	A
I_{DM}^{a1}	Pulsed Drain Current	36.0	A
V_{GS}	Gate-to-Source Voltage	± 30	V
E_{AS}^{a2}	Single Pulse Avalanche Energy	200	mJ
E_{AR}^{a1}	Avalanche Energy ,Repetitive	26	mJ
I_{AR}^{a1}	Avalanche Current	2.3	A
dv/dt^{a3}	Peak Diode Recovery dv/dt	5.0	V/ns
P_D	Power Dissipation	75	W
	Derating Factor above $25^{\circ}C$	0.6	W/ $^{\circ}C$
T_J, T_{stg}	Operating Junction and Storage Temperature Range	150, -55 to 150	$^{\circ}C$
T_L	Maximum Temperature for Soldering	300	$^{\circ}C$





GL9N40A3L

GL Silicon N-Channel Power MOSFET

Electrical Characteristics (Tc= 25°C unless otherwise specified):

OFF Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
V_{DSS}	Drain to Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	400	--	--	V
$\Delta BV_{DSS}/\Delta T_J$	Bvdss Temperature Coefficient	$I_D=250\mu A$, Reference 25°C	--	0.55	--	V/°C
I_{DSS}	Drain to Source Leakage Current	$V_{DS}=400V, V_{GS}=0V, T_a=25^\circ C$	--	--	1	μA
		$V_{DS}=320V, V_{GS}=0V, T_a=125^\circ C$	--	--	250	
$I_{GSS(F)}$	Gate to Source Forward Leakage	$V_{GS}=+30V$	--	--	10	μA
$I_{GSS(R)}$	Gate to Source Reverse Leakage	$V_{GS}=-30V$	--	--	-10	μA

ON Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$R_{DS(ON)}$	Drain-to-Source On-Resistance	$V_{GS}=10V, I_D=3.0A$	--	0.75	1.0	Ω
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu A$	0.5	--	2.0	V
Pulse width $t_p \leq 380\mu s, \delta \leq 2\%$						

Dynamic Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
g_{fs}	Forward Transconductance	$V_{DS}=15V, I_D=3A$	--	4.5	--	S
C_{iss}	Input Capacitance	$V_{GS}=0V, V_{DS}=25V$ $f=1.0MHz$	--	540	--	pF
C_{oss}	Output Capacitance		--	68	--	
C_{rss}	Reverse Transfer Capacitance		--	7.5	--	

Resistive Switching Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$t_{d(ON)}$	Turn-on Delay Time	$I_D=6.0A, V_{DD}=200V$ $V_{GS}=10V, R_G=9.1\Omega$	--	9	--	ns
t_r	Rise Time		--	11	--	
$t_{d(OFF)}$	Turn-Off Delay Time		--	29	--	
t_f	Fall Time		--	16	--	
Q_g	Total Gate Charge	$I_D=6.0A, V_{DD}=200V$ $V_{GS}=10V$	--	14	--	nC
Q_{gs}	Gate to Source Charge		--	3	--	
Q_{gd}	Gate to Drain ("Miller") Charge		--	6.5	--	

Source-Drain Diode Characteristics

Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
I_S	Continuous Source Current (Body Diode)		--	--	9	A
I_{SM}	Maximum Pulsed Current (Body Diode)		--	--	36	A
V_{SD}	Diode Forward Voltage	$I_S=6.0A, V_{GS}=0V$	--	--	1.5	V
t_{rr}	Reverse Recovery Time	$I_S=6.0A, T_J = 25^\circ C$	--	388	--	ns
Q_{rr}	Reverse Recovery Charge	$di_f/dt=100A/us, V_{GS}=0V$	--	1720	--	nC

Pulse width $t_p \leq 380\mu s, \delta \leq 2\%$

Symbol	Parameter	Typ.	Units
$R_{\theta JC}$	Junction-to-Case	1.67	$^\circ C/W$
$R_{\theta JA}$	Junction-to-Ambient	62.5	$^\circ C/W$

^{a1}: Repetitive rating; pulse width limited by maximum junction temperature

^{a2}: $L=10.0mH, I_D=6.4A$, Start $T_J=25^\circ C$

^{a3}: $I_{SD}=6A, di/dt \leq 100A/us, V_{DD} \leq BV_{DS}$, Start $T_J=25^\circ C$

Test Circuit and Waveform




Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveform




Figure 19. Resistive Switching Test Circuit




Figure 20. Resistive Switching Waveforms