



GLM3R50A4FD

Silicon N-Channel Power MOSFET

General Description

GLM3R50A4, the silicon N-channel Enhanced VDMOSFET, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency. The package form is TO-252, which accords with the RoHS standard.



Features

- Fast Switching
- Low ON Resistance($R_{ds(on)} \leq 3.5\Omega$)
- Low Gate Charge (Typical Data:8.5nC)
- Low Reverse transfer capacitances(Typical:4.5pF)
- 100% Single Pulse avalanche energy Test

Applications

- Power Motor

V_{DSS}	500	V
I_D	3	A
$P_D(T_C=25^\circ\text{C})$	35	W
$R_{DS(ON).TYP.}$	2.4	Ω



Absolute (Tc=25°C unless otherwise specified)

Symbol	Parameter	Rating	Units
V_{DSS}	Drain-to-Source Voltage	500	V
I_D	Continuous Drain Current	3	A
	Continuous Drain Current $T_C=100^\circ\text{C}$	2.3	A
I_{DM}^{a1}	Pulsed Drain Current	12	A
V_{GS}	Gate-to-Source Voltage	± 30	V
E_{AS}^{a2}	Single Pulse Avalanche Energy	64	mJ
dv/dt^{a3}	Peak Diode Recovery dv/dt	5.0	V/ns
P_D	Power Dissipation	35	W
	Derating Factor above 25°C	0.28	W/°C
T_J, T_{stg}	Operating Junction and Storage Temperature Range	150, -55 to 150	°C
T_L	Maximum Temperature for Soldering	300	°C

Caution Stresses greater than those in the "Absolute Maximum Ratings" may cause permanent damage to the device

Thermal Characteristics

Symbol	Parameter	Rating	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	3.57	°C/ W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	62.5	°C/ W



GLM3R50A4FD

Silicon N-Channel Power MOSFET

Electrical Characteristics (Tc= 25°C unless otherwise specified)

OFF Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
V_{DSS}	Drain to Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	500	--	--	V
$\Delta BV_{DSS}/\Delta T_J$	Bvdss Temperature Coefficient	$I_D=250\mu A, \text{Reference } 25^\circ C$	--	0.55	--	V/°C
I_{DSS}	Drain to Source Leakage Current	$V_{DS}=550V, V_{GS}=0V, T_a=25^\circ C$	--	--	1.0	μA
		$V_{DS}=480V, V_{GS}=0V, T_a=125^\circ C$	--	--	100	
$I_{GSS(F)}$	Gate to Source Forward Leakage	$V_{GS}=+30V$	--	--	100	nA
$I_{GSS(R)}$	Gate to Source Reverse Leakage	$V_{GS}=-30V$	--	--	-100	nA

ON Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$R_{DS(ON)}$	Drain-to-Source On-Resistance	$V_{GS}=10V, I_D=1.5A$	--	--	3.0	Ω
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu A$	3.5	--	5.5	V
g_{fs}	Forward Trans conductance	$V_{DS}=15V, I_D=2.5A$	--	2.8	--	S
Pulse width<380 μs ; duty cycle<2%.						

Dynamic Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
C_{iss}	Input Capacitance	$V_{GS}=0V, V_{DS}=25V$ $f=1.0MHz$	--	280	--	pF
C_{oss}	Output Capacitance		--	37	--	
C_{rss}	Reverse Transfer Capacitance		--	4.5	--	

Resistive Switching Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$t_{d(ON)}$	Turn-on Delay Time	$I_D=3A, V_{DD}=275V$ $V_{GS}=10V, R_g=18\Omega$	--	8	--	ns
t_r	Rise Time		--	11	--	
$t_{d(OFF)}$	Turn-Off Delay Time		--	31	--	
t_f	Fall Time		--	17	--	
Q_g	Total Gate Charge	$I_D=3A, V_{DD}=275V$ $V_{GS}=10V$	--	8.5	--	nC
Q_{gs}	Gate to Source Charge		--	1.5	--	
Q_{gd}	Gate to Drain ("Miller")Charge		--	3.5	--	

Source-Drain Diode Characteristics

Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
I_{SD}	Continuous Source Current (Body Diode)		--	--	3	A
I_{SM}	Maximum Pulsed Current (Body Diode)		--	--	12	A
V_{SD}	Diode Forward Voltage	$I_S=3A, V_{GS}=0V$	--	--	1.5	V
t_{rr}	Reverse Recovery Time	$I_S=3A, T_J=25^\circ C$	--	115	--	ns
Q_{rr}	Reverse Recovery Charge	$dI_F/dt=100A/\mu s, V_{GS}=0V$	--	330	--	nC

a1: Repetitive rating; pulse width limited by maximum junction temperature

a2: $L=10mH, I_D=3.6A$, Start $T_J=25^\circ C$

a3: $I_{SD}=3A, di/dt \leq 100A/\mu s, V_{DD} \leq BV_{DS}$, Start $T_J=25^\circ C$

Test Circuits and Waveforms




Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveform




Figure 19. Resistive Switching Test Circuit




Figure 20. Resistive Switching Waveforms

Characteristics Curves




Figure 1 Maximum Forward Bias Safe Operating Area




Figure 2 Maximum Power Dissipation vs Case Temperature




Figure 3 Maximum Continuous Drain Current vs Case Temperature




Figure 4 Typical Output Characteristics









Figure 5 Maximum Effective Thermal Impedance, Junction to Case






Figure 11 Typical Threshold Voltage vs Junction Temperature




Figure 12 Typical Breakdown Voltage vs Junction Temperature




Figure 13 Typical Capacitance vs Drain to Source Voltage




Figure 14 Typical Gate Charge vs Gate to Source Voltage




Figure 15 Typical Body Diode Transfer Characteristics




Figure 16 Unclamped Inductive Switching Capability