



# GL21N50ANFD

## Silicon N-Channel Power MOSFET Integrated FRD

### General Description:

GL21N50ANFD, the silicon N-channel Enhanced VDMOSFET, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency. The package form is TO-3P(N), which accords with the RoHS standard.

### Features:

- Fast Switching
- Low ON Resistance( $R_{ds(on)} \leq 0.25\Omega$ )
- Low Gate Charge (Typical Data:63nC)
- Low Reverse transfer capacitances(Typical:25pF)
- 100% Single Pulse avalanche energy Test

### Applications:


- Power switch circuit of adaptor and charger

### Absolute (Tc=25°C unless otherwise specified):

| Symbol         | Parameter                                        | Rating          | Units |
|----------------|--------------------------------------------------|-----------------|-------|
| $V_{DSS}$      | Drain-to-Source Voltage                          | 500             | V     |
| $I_D$          | Continuous Drain Current                         | 21              | A     |
|                | Continuous Drain Current $T_C=100^\circ\text{C}$ | 13              | A     |
| $I_{DM}^{a1}$  | Pulsed Drain Current                             | 84              | A     |
| $V_{GS}$       | Gate-to-Source Voltage                           | $\pm 30$        | V     |
| $E_{AS}^{a2}$  | Single Pulse Avalanche Energy                    | 1500            | mJ    |
| $E_{Ar}^{a1}$  | Avalanche Energy ,Repetitive                     | 90              | mJ    |
| $I_{AR}^{a1}$  | Avalanche Current                                | 4.3             | A     |
| $dv/dt^{a3}$   | Peak Diode Recovery dv/dt                        | 5.0             | V/ns  |
| $P_D$          | Power Dissipation                                | 350             | W     |
|                | Derating Factor above 25°C                       | 2.8             | W/°C  |
| $T_J, T_{stg}$ | Operating Junction and Storage Temperature Range | 150, -55 to 150 | °C    |
| $T_L$          | Maximum Temperature for Soldering                | 300             | °C    |

Caution Stresses greater than those in the "Absolute Maximum Ratings" may cause permanent damage to the device

|                             |       |          |
|-----------------------------|-------|----------|
| $V_{DSS}$                   | 500   | V        |
| $I_D$                       | 21    | A        |
| $P_D(T_C=25^\circ\text{C})$ | 350   | W        |
| $R_{DS(ON).TYP.}$           | 0.205 | $\Omega$ |





# GL21N50ANFD

## Silicon N-Channel Power MOSFET Integrated FRD

### Thermal Characteristics

| Symbol          | Parameter                               | Rating | Units |
|-----------------|-----------------------------------------|--------|-------|
| $R_{\theta JC}$ | Thermal Resistance, Junction-to-Case    | 0.36   | °C/ W |
| $R_{\theta JA}$ | Thermal Resistance, Junction-to-Ambient | 40     | °C/ W |

### Electrical Characteristics (Tc= 25°C unless otherwise specified):

#### OFF Characteristics

| Symbol                       | Parameter                         | Test Conditions                              | Rating |      |      | Units   |
|------------------------------|-----------------------------------|----------------------------------------------|--------|------|------|---------|
|                              |                                   |                                              | Min.   | Typ. | Max. |         |
| $V_{DSS}$                    | Drain to Source Breakdown Voltage | $V_{GS}=0V, I_D=250\mu A$                    | 500    | --   | --   | V       |
| $\Delta BV_{DSS}/\Delta T_J$ | Bvdss Temperature Coefficient     | $I_D=250\mu A, \text{Reference } 25^\circ C$ | --     | 0.5  | --   | V/°C    |
| $I_{DSS}$                    | Drain to Source Leakage Current   | $V_{DS}=500V, V_{GS}=0V, T_a=25^\circ C$     | --     | --   | 10   | $\mu A$ |
|                              |                                   | $V_{DS}=400V, V_{GS}=0V, T_a=125^\circ C$    | --     | --   | 100  |         |
| $I_{GSS(F)}$                 | Gate to Source Forward Leakage    | $V_{GS}=+30V$                                | --     | --   | 100  | nA      |
| $I_{GSS(R)}$                 | Gate to Source Reverse Leakage    | $V_{GS}=-30V$                                | --     | --   | -100 | nA      |

#### ON Characteristics

| Symbol                                       | Parameter                     | Test Conditions               | Rating |       |      | Units    |
|----------------------------------------------|-------------------------------|-------------------------------|--------|-------|------|----------|
|                                              |                               |                               | Min.   | Typ.  | Max. |          |
| $R_{DS(ON)}$                                 | Drain-to-Source On-Resistance | $V_{GS}=10V, I_D=10.5A$       | --     | 0.205 | 0.25 | $\Omega$ |
| $V_{GS(TH)}$                                 | Gate Threshold Voltage        | $V_{DS}=V_{GS}, I_D=250\mu A$ | 2.5    | --    | 4.5  | V        |
| $g_{fs}$                                     | Forward Trans conductance     | $V_{DS}=20V, I_D=10.5A$       | 12     | 21    | --   | S        |
| Pulse width < 380 $\mu s$ ; duty cycle < 2%. |                               |                               |        |       |      |          |

#### Dynamic Characteristics

| Symbol    | Parameter                    | Test Conditions                       | Rating |      |      | Units |
|-----------|------------------------------|---------------------------------------|--------|------|------|-------|
|           |                              |                                       | Min.   | Typ. | Max. |       |
| $C_{iss}$ | Input Capacitance            | $V_{GS}=0V, V_{DS}=25V$<br>$f=1.0MHz$ | --     | 2860 | --   | pF    |
| $C_{oss}$ | Output Capacitance           |                                       | --     | 280  | --   |       |
| $C_{rss}$ | Reverse Transfer Capacitance |                                       | --     | 25   | --   |       |

#### Resistive Switching Characteristics

| Symbol       | Parameter                         | Test Conditions                                      | Rating |      |      | Units |
|--------------|-----------------------------------|------------------------------------------------------|--------|------|------|-------|
|              |                                   |                                                      | Min.   | Typ. | Max. |       |
| $t_{d(ON)}$  | Turn-on Delay Time                | $I_D=21A, V_{DD}=250V$<br>$V_{GS}=10V, R_g=12\Omega$ | --     | 33   | --   | ns    |
| $t_r$        | Rise Time                         |                                                      | --     | 75   | --   |       |
| $t_{d(OFF)}$ | Turn-Off Delay Time               |                                                      | --     | 180  | --   |       |
| $t_f$        | Fall Time                         |                                                      | --     | 83   | --   |       |
| $Q_g$        | Total Gate Charge                 | $I_D=21A, V_{DD}=250V$<br>$V_{GS}=10V$               | --     | 63   | --   | nC    |
| $Q_{gs}$     | Gate to Source Charge             |                                                      | --     | 14   | --   |       |
| $Q_{gd}$     | Gate to Drain ( "Miller" ) Charge |                                                      | --     | 24   | --   |       |



# GL21N50ANFD

## Silicon N-Channel Power MOSFET Integrated FRD

| Source-Drain Diode Characteristics |                                        |                                 |        |      |      |       |
|------------------------------------|----------------------------------------|---------------------------------|--------|------|------|-------|
| Symbol                             | Parameter                              | Test Conditions                 | Rating |      |      | Units |
|                                    |                                        |                                 | Min.   | Typ. | Max. |       |
| $I_{SD}$                           | Continuous Source Current (Body Diode) |                                 | --     | --   | 21   | A     |
| $I_{SM}$                           | Maximum Pulsed Current (Body Diode)    |                                 | --     | --   | 84   | A     |
| $V_{SD}$                           | Diode Forward Voltage                  | $I_S=21A, V_{GS}=0V$            | --     | --   | 1.5  | V     |
| $t_{rr}$                           | Reverse Recovery Time                  | $I_S=21A, T_J=25^{\circ}C$      | --     | 105  | 200  | ns    |
| $Q_{rr}$                           | Reverse Recovery Charge                | $dI_F/dt=100A/\mu s, V_{GS}=0V$ | --     | 315  | --   | nC    |

a1: Repetitive rating; pulse width limited by maximum junction temperature

a2:  $L=10mH$ ,  $I_D=17.3A$ , Start  $T_J=25^{\circ}C$

a3:  $I_{SD}=21A, di/dt \leq 100A/\mu s, V_{DD} \leq BV_{DS}$ , Start  $T_J=25^{\circ}C$



# GL21N50ANFD

## Silicon N-Channel Power MOSFET Integrated FRD

### Characteristics Curve:

Fig. 1. Output Characteristics  
@ 25°C




Fig. 2. Extended Output Characteristics  
@ 25°C




Fig. 3. Output Characteristics  
@ 125°C




Fig. 4.  $R_{DS(on)}$  Normalized to  $I_D = 11A$  Value  
vs. Junction Temperature




Fig. 5.  $R_{DS(on)}$  Normalized to  $I_D = 11A$  Value  
vs. Drain Current




Fig. 6. Maximum Drain Current vs.  
Case Temperature




Fig. 7. Input Admittance




Fig. 8. Transconductance




Fig. 9. Forward Voltage Drop of Intrinsic Diode




Fig. 10. Gate Charge




Fig. 11. Capacitance





Fig. 12. Forward-Bias Safe Operating Area





## GL21N50ANFD

*Silicon N-Channel Power MOSFET Integrated FRD*

Fig. 13. Maximum Transient Thermal Impedance

