



GL8N70A0

GL Silicon N-Channel Power MOSFET

General Description:

GL8N70A0 the silicon N-channel Enhanced VDMOSFETS, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency. The package form is TO-263, which accords with the RoHS standard.

Features:

- Fast Switching
- Low Gate Charge and R_{ds(on)}
- Low Reverse transfer capacitances
- 100% Single Pulse avalanche energy Test



Applications:

- Power switch circuit of adaptor and charger.

Absolute (T_c=25°C unless otherwise specified):

Symbol	Parameter	Rating	Units
V _{DSS}	Drain-to-Source Voltage	700	V
I _D	Continuous Drain Current	8.0	A
	Continuous Drain Current T _c = 100 °C	5.6	A
I _{DM} ^{a1}	Pulsed Drain Current	32	A
V _{GS}	Gate-to-Source Voltage	±30	V
E _{AS} ^{a2}	Single Pulse Avalanche Energy	550	mJ
E _{AR} ^{a1}	Avalanche Energy ,Repetitive	30	mJ
I _{AR} ^{a1}	Avalanche Current	2.5	A
dv/dt ^{a3}	Peak Diode Recovery dv/dt	5.0	V/ns
P _D	Power Dissipation	120	W
	Derating Factor above 25°C	0.96	W/°C
T _J , T _{stg}	Operating Junction and Storage Temperature Range	150, -55 to 150	°C
T _L	Maximum Temperature for Soldering	300	°C

V _{DSS}	700	V
I _D	8	A
P _D (T _c =25°C)	120	W
R _{DS(ON)TYP}	0.9	Ω





GL8N70A0

GL Silicon N-Channel Power MOSFET

Electrical Characteristics (Tc=25°C unless otherwise specified):

OFF Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
V_{DSS}	Drain to Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	700	--	--	V
$\Delta BV_{DSS}/\Delta T_J$	Bvdss Temperature Coefficient	$I_D=250\mu A, \text{Reference } 25^\circ C$	--	0.8	--	V/°C
I_{DSS}	Drain to Source Leakage Current	$V_{DS}=700V, V_{GS}=0V, T_a=25^\circ C$	--	--	1	μA
		$V_{DS}=560V, V_{GS}=0V, T_a=125^\circ C$	--	--	250	
$I_{GSS(F)}$	Gate to Source Forward Leakage	$V_{GS}=+30V$	--	--	10	μA
$I_{GSS(R)}$	Gate to Source Reverse Leakage	$V_{GS}=-30V$	--	--	-10	μA

ON Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$R_{DS(ON)}$	Drain-to-Source On-Resistance	$V_{GS}=10V, I_D=4A$	--	0.9	1.2	Ω
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu A$	2.0	--	4.0	V
Pulse width $t_p \leq 380\mu s, \delta \leq 2\%$						

Dynamic Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
g_{fs}	Forward Transconductance	$V_{DS}=15V, I_D=4A$	--	4.5	--	S
C_{iss}	Input Capacitance	$V_{GS}=0V, V_{DS}=25V$ $f=1.0MHz$	--	1450	--	pF
C_{oss}	Output Capacitance		--	110	--	
C_{riss}	Reverse Transfer Capacitance		--	12	--	

Resistive Switching Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$t_{d(ON)}$	Turn-on Delay Time	$I_D=8.0A, V_{DD}=350V$ $V_{GS}=10V, R_G=10\Omega$	--	21	--	ns
t_r	Rise Time		--	22.1	--	
$t_{d(OFF)}$	Turn-Off Delay Time		--	52.2	--	
t_f	Fall Time		--	25.6	--	
Q_g	Total Gate Charge	$I_D=8.0A, V_{DD}=350V$ $V_{GS}=10V$	--	35.5	--	nC
Q_{gs}	Gate to Source Charge		--	6.0	--	
Q_{gd}	Gate to Drain ("Miller") Charge		--	15.0	--	

Source-Drain Diode Characteristics

Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
I_S	Continuous Source Current (Body Diode)		--	--	8	A
I_{SM}	Maximum Pulsed Current (Body Diode)		--	--	32	A
V_{SD}	Diode Forward Voltage	$I_S=8.0A, V_{GS}=0V$	--	--	1.5	V
t_{rr}	Reverse Recovery Time	$I_S=8.0A, T_j = 25^\circ C$	--	410	--	ns
Q_{rr}	Reverse Recovery Charge	$di_f/dt=100A/us, V_{GS}=0V$	--	2500	--	nC

Pulse width $t_p \leq 380\mu s, \delta \leq 2\%$

Symbol	Parameter	Typ.	Units
$R_{\theta JC}$	Junction-to-Case	1.04	$^\circ C/W$
$R_{\theta JA}$	Junction-to-Ambient	62.5	$^\circ C/W$

a¹: Repetitive rating; pulse width limited by maximum junction temperature

a²: $L=10.0mH, I_D=8A, \text{Start } T_j=25^\circ C$

a³: $I_{SD}=8A, di/dt \leq 100A/us, V_{DD} \leq BV_{DS}, \text{Start } T_j=25^\circ C$

Test Circuit and Waveform




Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveform




Figure 19. Resistive Switching Test Circuit




Figure 20. Resistive Switching Waveforms



GL8N70A0

GL Silicon N-Channel Power MOSFET




Figure 1 Maximum Forward Bias Safe Operating Area




Figure 2 Maximum Power Dissipation vs Case Temperature




Figure 3 Maximum Continuous Drain Current vs Case Temperature




Figure 4 Typical Output Characteristics




Figure 5 Maximum Effective Thermal Impedance, Junction to Case



GL8N70A0

GL Silicon N-Channel Power MOSFET




Figure 6 Typical Transfer Characteristics




Figure 7 Typical Body Diode Transfer Characteristics




Figure 8 Typical Drain to Source ON Resistance vs Drain Current




Figure 9 Typical Drain to Source on Resistance vs Junction Temperature



GL8N70A0

GL Silicon N-Channel Power MOSFET




Figure 10 Typical Threshold Voltage vs Junction Temperature




Figure 11 Typical Breakdown Voltage vs Junction Temperature




Figure 12 Typical Capacitance vs Drain to Source Voltage




Figure 13 Typical Gate Charge vs Gate to Source Voltage