


General Description:

GL2N100A3 the silicon N-channel Enhanced VDMOSFETS, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency. The package form is TO-251, which accords with the RoHS standard.


V_{DSS}	1000	V
I_D	2	A
$P_D (T_c=25^\circ C)$	85	W
$R_{DS(ON).TYP.}$	8.5	Ω



Features:

- Fast Switching
- Low Gate Charge and $R_{DS(on)}$
- Low Reverse transfer capacitances
- 100% Single Pulse avalanche energy Test

Inner Equivalent Principium Chart



Applications:

- Power switch circuit of adaptor and charger.

Absolute (T_c=25°C unless otherwise specified):

Symbol	Parameter	Rating	Units
V_{DSS}	Drain-to-Source Voltage	1000	V
I_D	Continuous Drain Current	2	A
	Continuous Drain Current $T_c = 100^\circ C$	1.2	A
I_{DM}^{a1}	Pulsed Drain Current	8	A
V_{GS}	Gate-to-Source Voltage	± 30	V
E_{AS}^{a2}	Single Pulse Avalanche Energy	160	mJ
E_{AR}^{a1}	Avalanche Energy ,Repetitive	10	mJ
I_{AR}^{a1}	Avalanche Current	2.1	A
d_v/d_t^{a3}	Peak Diode Recovery dv/dt	5.0	V/ns
P_D	Power Dissipation	85	W
	Derating Factor above 25°C	0.68	W/°C
T_J, T_{stg}	Operating Junction and Storage Temperature Range	150, -55 to 150	°C
T_L	Maximum Temperature for Soldering	300	°C



GL2N100A3

GL Silicon N-Channel Power MOSFET

Electrical Characteristics (Tc=25°C unless otherwise specified):

OFF Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
V _{DSS}	Drain to Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	1000	--	--	V
ΔBV _{DSS} /ΔT _J	Bvdss Temperature Coefficient	I _D =250uA, Reference 25°C	--	1.5	--	V/°C
I _{DSS}	Drain to Source Leakage Current	V _{DS} =1000V, V _{GS} = 0V, T _a =25°C	--	--	1	μA
		V _{DS} =800V, V _{GS} =0V, T _a =125°C	--	--	250	
I _{GSS(F)}	Gate to Source Forward Leakage	V _{GS} =+30V	--	--	100	nA
I _{GSS(R)}	Gate to Source Reverse Leakage	V _{GS} =-30V	--	--	100	nA

ON Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
R _{DS(ON)}	Drain-to-Source On-Resistance	V _{GS} =10V, I _D =1.0A	--	8.5	11	Ω
V _{GS(TH)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250μA	2.5	--	4.5	V
Pulse width tp≤380μs, δ≤2%						

Dynamic Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
g _{fs}	Forward Transconductance	V _{DS} =15V, I _D =2.0A	--	2.1	--	S
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =25V f=1.0MHz	--	380	--	pF
C _{oss}	Output Capacitance		--	40	--	
C _{rss}	Reverse Transfer Capacitance		--	4	--	

Resistive Switching Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
t _{d(ON)}	Turn-on Delay Time	I _D =2.0A, V _{DD} =500V V _{GS} =10V, R _G =12Ω	--	8	--	ns
t _r	Rise Time		--	6	--	
t _{d(OFF)}	Turn-Off Delay Time		--	36	--	
t _f	Fall Time		--	15	--	
Q _g	Total Gate Charge	I _D =2.0A, V _{DD} =500V V _{GS} =10V	--	15	--	nC
Q _{gs}	Gate to Source Charge		--	2.1	--	
Q _{gd}	Gate to Drain ("Miller")Charge		--	6	--	

Source-Drain Diode Characteristics

Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
I_S	Continuous Source Current (Body Diode)		--	--	2	A
I_{SM}	Maximum Pulsed Current (Body Diode)		--	--	8	A
V_{SD}	Diode Forward Voltage	$I_S=2.0\text{A}, V_{GS}=0\text{V}$	--	--	1.5	V
t_{rr}	Reverse Recovery Time	$I_S=2.0\text{A}, T_j=25^\circ\text{C}$	--	500	--	ns
Q_{rr}	Reverse Recovery Charge	$dI_F/dt=100\text{A/us}, V_{GS}=0\text{V}$	--	1.2	--	μC

 Pulse width $t_p \leq 380\mu\text{s}, \delta \leq 2\%$

Symbol	Parameter	Typ.	Units
$R_{\theta JC}$	Junction-to-Case	1.47	$^\circ\text{C/W}$
$R_{\theta JA}$	Junction-to-Ambient	100	$^\circ\text{C/W}$

^{a1}: Repetitive rating; pulse width limited by maximum junction temperature


^{a2}: $L=10.0\text{mH}$, Start $T_j=25^\circ\text{C}$
^{a3}: $I_{SD} = 2.0\text{A}, di/dt \leq 100\text{A/us}, V_{DD} \leq BV_{DS}$, Start $T_j=25^\circ\text{C}$
Test Circuit and Waveform


Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveform




Figure 19. Resistive Switching Test Circuit






Figure 20. Resistive Switching Waveforms


**Fig. 1. Output Characteristics
@ 25°C**




**Fig. 2. Extended Output Characteristics
@ 25°C**




**Fig. 3. Output Characteristics
@ 125°C**



**Fig. 4. $R_{DS(on)}$ Normalized to $I_D = 1A$ Value
vs. Junction Temperature**



**Fig. 5. $R_{DS(on)}$ Normalized to $I_D = 1A$ Value
vs. Drain Current**



**Fig. 6. Maximum Drain Current vs.
Case Temperature**









Fig. 7. Input Admittance

Fig. 8. Transconductance

Fig. 9. Forward Voltage Drop of Intrinsic Diode

Fig. 10. Gate Charge

Fig. 11. Capacitance

Fig. 12. Maximum Transient Thermal Impedance
