




# GL3N120A4

## Silicon N-Channel Power MOSFET

### General Description

GL3N120A4, the silicon N-channel Enhanced VDMOSFET, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency. The package form is TO-252, which accords with the RoHS standard.

|                                 |      |          |
|---------------------------------|------|----------|
| $V_{DSS}$                       | 1200 | V        |
| $I_D$                           | 3    | A        |
| $P_D(T_C=25^\circ\text{C})$     | 75   | W        |
| $R_{DS(\text{ON})\text{type.}}$ | 6.0  | $\Omega$ |




### Features

- Fast Switching
- Low ON Resistance
- Low Gate Charge Minimize Switching loss
- Fast Recovery Body Diode
- 100% Single Pulse avalanche energy Test

### Applications

- Adaptor
- Charger
- SMPS Standby Power



### Absolute ( $T_c = 25^\circ\text{C}$ unless otherwise specified)

| Symbol         | Parameter  | Rating          | Units               |
|----------------|--|-----------------|---------------------|
| $V_{DSS}$      | Drain-to-Source Voltage                          | 1200            | V                   |
| $I_D$          | Continuous Drain Current                         | 3               | A                   |
| $I_{DM}$       | Pulsed Drain Current at $V_{GS}=10\text{V}$      | 12              | A                   |
| $V_{GS}$       | Gate-to-Source Voltage                           | $\pm 30$        | V                   |
| $E_{AS}$       | Single Pulse Avalanche Energy                    | 100             | mJ                  |
| $dv/dt$        | Peak Diode Recovery $dv/dt$                      | 5.0             | V/ns                |
| $P_D$          | Power Dissipation                                | 75              | W                   |
|                | Derating Factor above $25^\circ\text{C}$         | 0.6             | W/ $^\circ\text{C}$ |
| $T_J, T_{stg}$ | Operating Junction and Storage Temperature Range | 150, -55 to 150 | $^\circ\text{C}$    |
| $T_L$          | Maximum Temperature for Soldering                | 300             | $^\circ\text{C}$    |

Caution Stresses greater than those in the "Absolute Maximum Ratings" may cause permanent damage to the device

### Thermal Characteristics

| Symbol          | Parameter                               | Rating | Units                     |
|-----------------|---|--------|---------------------------|
| $R_{\theta JC}$ | Thermal Resistance, Junction-to-Case    | 1.67   | $^\circ\text{C}/\text{W}$ |
| $R_{\theta JA}$ | Thermal Resistance, Junction-to-Ambient | 83.3   | $^\circ\text{C}/\text{W}$ |



# GL3N120A4

*Silicon N-Channel Power MOSFET*

**Electrical Characteristics** (T<sub>c</sub>= 25°C unless otherwise specified)

## OFF Characteristics

| Symbol              | Parameter                         | Test Conditions   | Rating |      |      | Units |
|---------------------|-----------------------------------|---|--------|------|------|-------|
|                     |                                   |   | Min.   | Typ. | Max. |       |
| V <sub>DSS</sub>    | Drain to Source Breakdown Voltage | V <sub>GS</sub> =0V, I <sub>D</sub> =250μA                        | 1200   | --   | --   | V     |
| I <sub>DSS</sub>    | Drain to Source Leakage Current   | V <sub>DS</sub> =1200V, V <sub>GS</sub> =0V, T <sub>a</sub> =25°C | --     | --   | 10   | μA    |
|                     |                                   | V <sub>DS</sub> =960V, V <sub>GS</sub> =0V, T <sub>a</sub> =125°C | --     | --   | 250  |       |
| I <sub>GSS(F)</sub> | Gate to Source Forward Leakage    | V <sub>GS</sub> =+30V   | --     | --   | 100  | nA    |
| I <sub>GSS(R)</sub> | Gate to Source Reverse Leakage    | V <sub>GS</sub> =-30V   | --     | --   | -100 | nA    |

## ON Characteristics

| Symbol              | Parameter                     | Test Conditions  | Rating |      |      | Units |
|---------------------|-------------------------------|--|--------|------|------|-------|
|                     |                               |  | Min.   | Typ. | Max. |       |
| R <sub>DS(ON)</sub> | Drain-to-Source On-Resistance | V <sub>GS</sub> =10V, I <sub>D</sub> =1.5A               | --     | --   | 7    | Ω     |
| V <sub>GS(TH)</sub> | Gate Threshold Voltage        | V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA | 2.5    | --   | 4.5  | V     |
| g <sub>fs</sub>     | Forward Transconductance      | V <sub>DS</sub> =20V, I <sub>D</sub> =2A                 | --     | 4    | --   | S     |

## Dynamic Characteristics

| Symbol           | Parameter                    | Test Conditions                                       | Rating |      |      | Units |
|------------------|------------------------------|---|--------|------|------|-------|
|                  |                              |   | Min.   | Typ. | Max. |       |
| C <sub>iss</sub> | Input Capacitance            | V <sub>GS</sub> =0V, V <sub>DS</sub> =25V<br>f=1.0MHz | --     | 860  | --   | pF    |
| C <sub>oss</sub> | Output Capacitance           |   | --     | 60   | --   |       |
| C <sub>rss</sub> | Reverse Transfer Capacitance |   | --     | 22   | --   |       |

## Resistive Switching Characteristics

| Symbol              | Parameter                        | Test Conditions   | Rating |      |      | Units |
|---------------------|----------------------------------|---|--------|------|------|-------|
|                     |                                  |   | Min.   | Typ. | Max. |       |
| t <sub>d(ON)</sub>  | Turn-on Delay Time               | I <sub>D</sub> =3A, V <sub>DD</sub> =600V<br>V <sub>GS</sub> =10V, R <sub>g</sub> =4.7Ω | --     | 17   | --   | ns    |
| t <sub>r</sub>      | Rise Time                        |   | --     | 6    | --   |       |
| t <sub>d(OFF)</sub> | Turn-Off Delay Time              |   | --     | 23   | --   |       |
| t <sub>f</sub>      | Fall Time                        |   | --     | 11   | --   |       |
| Q <sub>g</sub>      | Total Gate Charge                | I <sub>D</sub> =3A, V <sub>DD</sub> =600V<br>V <sub>GS</sub> =10V                       | --     | 17.5 | --   | nC    |
| Q <sub>gs</sub>     | Gate to Source Charge            |   | --     | 5.0  | --   |       |
| Q <sub>gd</sub>     | Gate to Drain ( "Miller" )Charge |   | --     | 5.5  | --   |       |



# GL3N120A4

*Silicon N-Channel Power MOSFET*

## Source-Drain Diode Characteristics

| Symbol   | Parameter                              | Test Conditions               | Rating |      |      | Units |
|----------|--|-------------------------------|--------|------|------|-------|
|          |  |                               | Min.   | Typ. | Max. |       |
| $I_{SD}$ | Continuous Source Current (Body Diode) |                               | --     | --   | 3    | A     |
| $I_{SM}$ | Maximum Pulsed Current (Body Diode)    |                               | --     | --   | 12   | A     |
| $V_{SD}$ | Diode Forward Voltage                  | $I_S=3A, V_{GS}=0V$           | --     | --   | 1.5  | V     |
| $t_{rr}$ | Reverse Recovery Time                  | $I_S=3A, T_j=25^\circ C$      | --     | 200  | --   | ns    |
| $Q_{rr}$ | Reverse Recovery Charge                | $di/dt=100A/\mu s, V_{GS}=0V$ | --     | 760  | --   | nC    |

\*Pulse width  $t_p \leq 380\mu s, \delta \leq 2\%$

### Characteristics Curves

Fig. 1. Output Characteristics @  $T_J = 25^\circ\text{C}$




Fig. 2. Extended Output Characteristics @  $T_J = 25^\circ\text{C}$




Fig. 3. Output Characteristics @  $T_J = 125^\circ\text{C}$




Fig. 4.  $R_{DS(on)}$  Normalized to  $I_D = 1.5\text{A}$  Value vs. Junction Temperature




Fig. 5.  $R_{DS(on)}$  Normalized to  $I_D = 1.5\text{A}$  Value vs. Drain Current





Fig. 6. Maximum Drain Current vs. Case Temperature





# GL3N120A4

Silicon N-Channel Power MOSFET

Fig. 7. Input Admittance




Fig. 8. Transconductance




Fig. 9. Forward Voltage Drop of Intrinsic Diode




Fig. 10. Gate Charge




Fig. 11. Capacitance




Fig. 12. Forward-Bias Safe Operating Area




Fig. 13. Maximum Transient Thermal Impedance

