

General Description:

GL5N120A8, the silicon N-channel Enhanced VDMOSFET, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency. The package form is TO-220, which accords with the RoHS standard.



Features:

- Fast Switching
- Low ON Resistance
- Low Gate Charge Minimize Switching loss
- Fast Recovery Body Diode
- 100% Single Pulse avalanche energy Test

Applications:

- Adaptor
- Charger
- SMPS Standby Power

V_{DSS}	1200	V
I_D	5	A
$P_D(T_C=25^{\circ}C)$	160	W
$R_{DS(ON).type.}$	3	Ω



Absolute (Tc= 25°C unless otherwise specified) :

Symbol	Parameter	Rating	Units
V_{DSS}	Drain-to-Source Voltage	1200	V
I_D	Continuous Drain Current	5	A
I_{DM}	Pulsed Drain Current at $V_{GS}=10V$	20	A
V_{GS}	Gate-to-Source Voltage	± 30	V
E_{AS}	Single Pulse Avalanche Energy	260	mJ
dv/dt	Peak Diode Recovery dv/dt	5.0	V/ns
P_D	Power Dissipation	160	W
	Derating Factor above 25°C	1.28	W/°C
T_J, T_{stg}	Operating Junction and Storage Temperature Range	150, -55 to 150	°C
T_L	Maximum Temperature for Soldering	300	°C
T_{PAK}	Leads at 0.63 in(1.6mm) from Case for 10 seconds, Package Body for 10 seconds	260	

Caution Stresses greater than those in the "Absolute Maximum Ratings" may cause permanent damage to the device

Thermal Characteristics



GL5N120A8

Silicon N-Channel Power MOSFET

Symbol	Parameter	Rating	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	0.78	$^{\circ}\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	62.5	$^{\circ}\text{C}/\text{W}$

Electrical Characteristics (Tc= 25 $^{\circ}\text{C}$ unless otherwise specified) :

OFF Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
V_{DSS}	Drain to Source Breakdown Voltage	$V_{GS}=0\text{V}, I_D=250\mu\text{A}$	1200	--	--	V
I_{DSS}	Drain to Source Leakage Current	$V_{DS}=1200\text{V}, V_{GS}=0\text{V}, T_a=25^{\circ}\text{C}$	--	--	10	μA
		$V_{DS}=960\text{V}, V_{GS}=0\text{V}, T_a=125^{\circ}\text{C}$	--	--	250	
$I_{GSS(F)}$	Gate to Source Forward Leakage	$V_{GS}=+30\text{V}$	--	--	100	nA
$I_{GSS(R)}$	Gate to Source Reverse Leakage	$V_{GS}=-30\text{V}$	--	--	-100	nA

ON Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$R_{DS(ON)}$	Drain-to-Source On-Resistance	$V_{GS}=10\text{V}, I_D=2.5\text{A}$	--	--	3.5	Ω
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	3	--	5	V
g_{fs}	Forward Transconductance	$V_{DS}=15\text{V}, I_D=2.5\text{A}$	--	15	--	S

Dynamic Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=25\text{V}$ $f=1.0\text{MHz}$	--	1400	--	pF
C_{oss}	Output Capacitance		--	115	--	
C_{rss}	Reverse Transfer Capacitance		--	21	--	

Resistive Switching Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$t_{d(ON)}$	Turn-on Delay Time	$I_D=5\text{A}, V_{DD}=600\text{V}$ $V_{GS}=15\text{V}, R_g=4.7\Omega$	--	21	--	ns
t_r	Rise Time		--	23	--	
$t_{d(OFF)}$	Turn-Off Delay Time		--	28	--	
t_f	Fall Time		--	26	--	
Q_g	Total Gate Charge	$I_D=5\text{A}, V_{DD}=600\text{V}$ $V_{GS}=15\text{V}$	--	36	--	nC
Q_{gs}	Gate to Source Charge		--	8	--	
Q_{gd}	Gate to Drain ("Miller") Charge		--	15	--	

Source-Drain Diode Characteristics				
Symbol	Parameter	Test Conditions	Rating	Units



GL5N120A8

Silicon N-Channel Power MOSFET

			Min.	Typ.	Max.	
I_{SD}	Continuous Source Current (Body Diode)		--	--	5	A
I_{SM}	Maximum Pulsed Current (Body Diode)		--	--	20	A
V_{SD}	Diode Forward Voltage	$I_S=5A, V_{GS}=0V$	--	--	1.5	V
t_{rr}	Reverse Recovery Time	$I_S=5A, T_j=25^{\circ}C$	--	500	--	ns
Q_{rr}	Reverse Recovery Charge	$di/dt=100A/\mu s, V_{GS}=0V$	--	3.5	--	nC
*Pulse width $t_p \leq 380\mu s, \delta \leq 2\%$						









Figure 7: Capacitance variations




Figure 8: Maximum avalanche energy




Figure 9: Normalized gate threshold voltage vs temperature




Figure 10: Normalized on-resistance vs temperature




Figure 11: Normalized V(BR)DSS vs temperature




Figure 12: Source-drain diode forward characteristics

