®

GL M21R50FA9FD

Silicon N-Channel Power MOSFET Integrated FRD

V_{DSS}	500	V
I_D	21	A
$P_D(T_C=25℃)$	55	W
$R_{DS(ON).TYP.}$	0.23	Ω

General Description

GLM21R50FA9FD, the silicon N-channel Enhanced VDMOSFET, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency. The package form is TO-220F, which accords with the RoHS standard.

TO-220F



Inner Equivalent Principium Chart



Features

- Fast Switching
- Low ON Resistance(R_{dson}0.23Ω)
- Low Gate Charge (Typical Data:63nC)
- Low Reverse transfer capacitances(Typical:25pF)
- 100% Single Pulse avalanche energy Test

Applications

- Power switch circuit of adaptor and charger

Absolute (Tc=25℃ unless otherwise specified)

Symbol	Parameter	Rating	Units
V_{DSS}	Drain-to-Source Voltage	500	V
I_D	Continuous Drain Current	21	A
	Continuous Drain Current T_C=100 °C	13	A
I_{DM}[a1]	Pulsed Drain Current	84	A
V_{GS}	Gate-to-Source Voltage	±30	V
E_{AS}[a2]	Single Pulse Avalanche Energy	1500	mJ
E_{Ar}[a1]	Avalanche Energy ,Repetitive	90	mJ
I_{AR}[a1]	Avalanche Current	4.3	A
dv/dt[a3]	Peak Diode Recovery dv/dt	5.0	V/ns
P_D	Power Dissipation	55	W
	Derating Factor above 25°C	0.44	W/℃
T_J, T_{stg}	Operating Junction and Storage Temperature Range	150, −55 to 150	℃
T_L	Maximum Temperature for Soldering	300	℃

Caution Stresses greater than those in the "Absolute Maximum Ratings" may cause permanent damage to the device

Thermal Characteristics

Symbol	Parameter	Rating	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	2.27	℃/ W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	100	℃/ W

Electrical Characteristics（Tc= 25℃ unless otherwise specified）

OFF Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
V_{DSS}	Drain to Source Breakdown Voltage	V_{GS}=0V,I_D=250μA	500	--	--	V
$\Delta BV_{DSS}/\Delta T_J$	Bvdss Temperature Coefficient	I_D=250uA,Reference25℃	--	0.5	--	V/℃
I_{DSS}	Drain to Source Leakage Current	V_{DS}=500V, V_{GS}=0V,T_a=25℃	--	--	10	μA
		V_{DS}=400V, V_{GS}=0V,T_a=125℃	--	--	100	
$I_{GSS(F)}$	Gate to Source Forward Leakage	V_{GS}=+30V	--	--	100	nA
$I_{GSS(R)}$	Gate to Source Reverse Leakage	V_{GS}=-30V	--	--	-100	nA

ON Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$R_{DS(ON)}$	Drain-to-Source On-Resistance	V_{GS}=10V,I_D=10.5A	--	0.23	0.28	Ω
$V_{GS(TH)}$	Gate Threshold Voltage	V_{DS}=V_{GS},I_D=250μA	3.0	--	5.0	V
g_{fs}	Forward Trans conductance	V_{DS}=20V,I_D=10.5A	12	21	--	S
Pulse width<380μs; duty cycle<2%.						

Dynamic Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
C_{iss}	Input Capacitance	V_{GS}=0V,V_{DS}=25V f=1.0MHz	--	2860	--	pF
C_{oss}	Output Capacitance		--	280	--	
C_{rss}	Reverse Transfer Capacitance		--	25	--	

Resistive Switching Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
$t_{d(ON)}$	Turn-on Delay Time	I_D=21A,V_{DD}=250V V_{GS}=10V,R_g=12Ω	--	33	--	ns
t_r	Rise Time		--	75	--	
$t_{d(OFF)}$	Turn-Off Delay Time		--	180	--	
t_f	Fall Time		--	83	--	
Q_g	Total Gate Charge	I_D=21A,V_{DD}=250V V_{GS}=10V	--	63	--	nC
Q_{gs}	Gate to Source Charge		--	14	--	
Q_{gd}	Gate to Drain（“Miller”）Charge		--	24	--	

Source-Drain Diode Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
I_{SD}	Continuous Source Current (Body Diode)		--	--	21	A
I_{SM}	Maximum Pulsed Current (Body Diode)		--	--	84	A
V_{SD}	Diode Forward Voltage	I_S=21A,V_{GS}=0V	--	--	1.5	V
t_{rr}	Reverse Recovery Time	I_S=21A,T_j=25℃ dI_F/dt=100A/μs,V_{GS}=0V	--	105	200	ns
Q_{rr}	Reverse Recovery Charge		--	315	--	nC

a1： Repetitive rating; pulse width limited by maximum junction temperature

a2： L=10mH, I_D=17.3A, Start T_J=25℃

a3： I_{SD}=21A,di/dt ≤100A/us,V_{DD}≤BV_{DS}, Start T_J=25℃

Characteristics Curves













GL M21R50FA9FD

Silicon N-Channel Power MOSFET Integrated FRD













GL M21R50FA9FD

Silicon N-Channel Power MOSFET Integrated FRD

Fig. 13. Maximum Transient Thermal Impedance